Form PTO-1449 TNFORMATION DISCLOSURE CITATION N AN APPLICATION				Oocket Number (Optional) 4720US (00-1120) Applicant Leonard Forbes Applicant Leonard Forbes			_		
JAN 3 1 2002 De several sheets if necessary)			Filing Date August	Group Art Unit 2631					
Con with		U.S.	PATENT	DOCUMENTS					
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE		
					<u> </u>			· · · · · ·	
					REC	EIVE	D		
			·			0 5 200			
						nology Center 2600			
·						<u></u>			
	<u> </u>	FOREIG	N PATEN	IT DOCUMENTS	<u> </u>	<u> </u>	I		
	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	YES	slation NO	
				· · · · · · · · · · · · · · · · · · ·			<u> </u>		
D 11		0.	THER DO	CUMENTS	(Including A	uthor, Title, Date	e, Pertinent F	ages, Etc.	
DH		K. Yip, "Clock tree distribution: balance is essential for a deep-submicron ASIC design to flourish," <u>IEEE Potentials</u> , Vol. 16, no. 2, pp 11-14, April-May 1997.							
24		K. M. Carrig et al., "A Clock methodology for high-performance microprocessors," Proc. <u>Custom Integrated Circuits Conference</u> , Santa Clara, CA, May 5-8, pp. 119-122, 1997.							
DH		J. L. Neves et al., "Automated synthesis of skew-based clock distribution networks," VLSI Design, Vol. 7, no.1, pp. 31-57, 1998.							
DH	performa	T. Meincke et al., "Globally asynchronous locally synchronous architecture for large high-performance ASICs," <u>IEEE Symp. on Circuits and Systems</u> , Orlando, FL, 30 May-2 June, Vol. 2, pp. 512-515, 1999.							
EXAMINER	2	ol.		DATE CONSIDERE	109/04				